

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 08-213422

(43)Date of publication of application : 20.08.1996

(51)Int.Cl.

H01L 21/60

(21)Application number : 07-019212

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 07.02.1995


(72)Inventor : FUJIKI AKIMASA
YAMASHITA TAKASHI

(54) SEMICONDUCTOR DEVICE AND BONDING PAD STRUCTURE THEREOF

(57)Abstract:

PURPOSE: To obtain a multilayer wiring structure having high reliability without crack at an interlayer insulating film at the time of wire bonding by providing a slit at a first wiring layer, filling a slit in the interlayer insulating layer, and providing a viahole.

CONSTITUTION: In a semiconductor device having a bonding pad 20 of a multilayer wiring structure which has at least first, second wiring layers 3, 6 and an interlayer insulating layer 4 having a viahole 5, the layer 3 has a wiring pattern which has a slit 13. The layer 4 is disposed at the upper side of the layer 3, and filled with slit 13, and the viahole 5 included in the layer 4 is disposed on the layer 3. Further, the layer 6 is formed on the upper side of the layer 4, electrically connected to the layer 3 via the viahole 5 and operated as a pad electrode for electrically inputting or outputting with the exterior of the device.



LEGAL STATUS

[Date of request for examination]

18.06.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office